In this work, a developed modified one sampling ahead preview (OSAP) controller with repetitive control action for single -phase voltage source PWM inverters used in (UPS) systems is proposed. The proposed technique minimizes largely the plant modeling errors resulted from simplification made to obtain a linear discrete -time plant model. In addition, due to the repetitive control action, this digital control scheme can minimize the steady-state error and periodic distortions caused by nonlinear cyclic loads. Hence, the Total Harmonic Distortion (THD) will be reduced. This technique utilizes a switching frequency greater than the sampling frequency, yielding additional minimization in the plant modeling errors. As the sampling frequency is less than the switching frequency, it is possible to implement this controller on a low speed microcontroller. Plant model and theoretical analysis of the control scheme are discussed. Simulation results are presented to verify the performance of the proposed approach under different load conditions. A Developed Modified OSAP Controller with Repetitive Control Action for UPS
Introduction
The uninterruptible power supply (UPS) systems have been widely used as backup for critical load applications such as computers and life support systems in hospitals.The widespread availability of low cost microcontrollers and DSP processors has yielded possible of use digital control techniques to improve the performance of UPS systems. Digital control techniques should generate the pulse width modulated (PWM) signal to produce the sinusoidal output voltage of the UPS system with low total harmonic distortion (THD) for linear and nonlinear loads. The microprocessor -based deadbeat control scheme had been used in [1, 2] . The PWM signal is determined at each sampling instant by the microprocessor, based on output measurements and the reference signal. This approach can result in a low (THD) sinusoidal output with fast transient response. The drawback of this scheme is the detection of both output voltage and output capacitor current required at each sampling instant. Thus, a deadbeat control algorithm using only a voltage sensor, which may be called one sampling ahead preview (OSAP) controller, was proposed to reduce the cost of the overall system and the computation time of the controller [3] . Although this technique demonstrates quick response for load disturbances and nonlinear loads, the output voltage waveform normally presents high (THD) for nonlinear cyclic loads such as AC phase-controlled loads and rectifier loads in computer systems. Thus, a repetitive controller was added to OSAP controller to minimize the steady-state error and periodic distortions caused by nonlinear cyclic loads [4] . In spite of this, the pulse width in these schemes is limited by the computation time of the microprocessor. A modified OSAP controller [5] was proposed to increase the maximum available pulse width. In this approach, the pulse width in the (k-th) sampling interval is computed by using the output voltage sampled at the previous sampling instants. Hence, the pulse width is determined during the previous interval in order to extend the pulse width to the entire sampling interval (T). However, this digital control technique is very sensitive to parameter variations and plant modeling errors. An improved modified OSAP controller [6] was implemented to reduce the effects of the plant modeling errors resulting from the simplifications made to obtain a linear discrete-time plant model. This digital control scheme employs a switching frequency greater than the sampling frequency, minimizing the plant modeling errors. In this work, a developed modified OSAP controller with a repetitive control action is proposed for voltage source PWM inverter used in (UPS) systems. The proposed scheme differs from the aforementioned previous scheme, presented by reference [6] , by the positions of the switching pulses within the sampling interval. Applying this scheme minimizes the effects of the plant modeling errors produced by linearization of the discrete-time plant model more than that obtained with the previous scheme. The switching frequency used in the proposed scheme is also greater than the sampling frequency, which minimizes the undesirable effects of the plant modeling errors too. As the sampling frequency is smaller than the switching frequency, it is possible to implement this controller on a low cost microcontroller. Plant modeling and stability analysis for the proposed system are presented. Simulation results (for 110 , rms V 60 Hz, 1 KVA system) are carried out to demonstrate the performance of the proposed control approach due to sudden changes at load, linear and nonlinear cyclic loads, and unmodeled dynamics. Finally, conclusions and suggestions for future work are reported. 
Plant Model
, are: The proposed control scheme is very similar to the control scheme presented by [6] . The only difference between them is that the train of input pulses in the sampling period for the proposed system is positioned in the center of these sections instead of being in the beginning. Figures (2) and (3) demonstrate the train of pulses for the two schemes. For the proposed controller the sampled-data state equation can be written as: 
It is possible to obtain a linear discrete-time model by computing the term 6), the input-output equation in the (z-domain) can be obtained: 1  21  12  22  11  22  11   1  22  1  12  2 Thus, the input-output difference equation can be written as: 
Control Law
The OSAP control law can be obtained from Eq.(11) considering that the output is equal to the reference signal at the next sampling instant, y(k+1) is substituted by r(k+1). Then, the following control law can be obtained:
If the OSAP controller gains 1 p , 2 p , 1 q and 2 q are equal to the plant parameters 1 a , 2 a , 1 b and 2 b , respectively, it becomes a deadbeat control law which forces the output voltage to be equal to the reference signal at the next sampling interval. However, if the plant parameters change after the controller gains in Eq.(13) have been determined; the deadbeat response is no longer obtained [3] . Moreover, the maximum available pulse width is limited by the delay time caused by the output voltage (A/D) conversion and control law computation. To solve this problem a modified OSAP controller is presented [5] . The modified OSAP controller equation becomes:
where the developed controller gains are: Equation (14) shows that the pulse width determination can be completed during the previous interval, and the pulse width can be extended to the theoretically maximum limit, that is, the sampling interval (T).
To minimize the steady -state error and periodic distortions, a repetitive controller is added to this developed modified OSAP controller, as shown in Figure ( , is determined by referring the output voltage in the previous cycle. The repetitive controller gains are designed to guarantee a good steady -state response for any resistive load and fast convergence of the output error for nonlinear cyclic loads [6] . Since the stability of Eq.(18) is established, the repetitive controller determines the overall system stability. From Eq.(20), a sufficient condition for stability [4] is:
where ω is the angular frequency of the reference input: 
Simulation Results
The performance of the developed modified OSAP controller with repetitive control action is evaluated using the digital computer simulation by writing some programs (with MATLAB ® , version (7.4)). Table ( 1) summarizes the parameters of the singlephase PWM inverter system used in simulation. The simulation results for three different cases (1), (2), and (3) of filter parameters and switching frequency values are presented according to the load conditions. 
Nominal Load Condition
The developed modified OSAP controller with and without repetitive control action is simulated using nominal resistive load (R=12Ω). The waveforms of the output voltage  , 
No -Load Condition
The simulation for the same three cases (1), (2), and (3) are shown in Figure (9) . Again, better response is achieved by increasing the switching frequency in cases (2) and (3) . Figure (10) shows the total harmonic distortion (THD) to the nominal load and no-load conditions for the three cases. The influence of the repetitive integral action is clear in the consecutive cycles. Moreover, increasing the switching frequency minimizes the THD in cases (2) and (3) more than that for case (1) . However, due to the integral action of the repetitive controller, THD for nominal load condition of all cases approaches zero in the latest cycles . 
Nonlinear Load Condition
The nonlinear loads, such as AC phase -controlled loads (Triac) and rectifier loads, are considered as an output periodic disturbance on the system. Such nonlinear loads represent a challenge to evaluate the system performance. Some of nonlinear loads will be discussed here. 
Triac Connected in Series with Nominal Resistive Load

b) case(2). c) case(3).
It is clear that the steady state error, caused by this nonlinear cyclic load, is minimized by adding the repetitive controller especially for case (3) in comparison with cases (1) and (2) . This is due to that: the influence of reducing the filter inductance ( f L ) minimizes the reactance affecting current changes directly, so small inductance value is quickly compensate the drawn load current in comparison with larger values, hence less input supply voltage is needed to compensate the drop in voltage. ) each for the three different cases (1, 2, and 3) is shown in Figure (12) . It is clear that the (THD) for case (1) ) unlike for other states. This is due to the drop in the output voltage at the commuting angle that requires a low or high value of the control law (u(k)). High values of u(k) demanded may exceed the maximum permitted value ( B V ), i.e. the pulse width ( T  ) exceeds the sampling period (T), according to Eq. (5), which is not possible ( T  = T at saturation). In this case, the control law (u(k)) will be limited to the DC supply voltage ( B V ), and the THD may not approaches zero.
Triac Connected in Series with Nominal Resistive Load Including Unmodeled Dynamics
In this section a nominal resistive load in series with a Triac commuting at (   252 72 ) connected to the developed modified OSAP controller including an unmodeled dynamics will be tested. An equivalent resistor of (0.5 Ω) in series with the filter capacitor may achieve an example for this state. From control point view, this resistor value caused an unmodeled (stable zero) at (-8000 rad/sec) to be added to the closed-loop transfer function of the system. ). Figure (13) shows the output voltage and load current waveforms for the three cases defined earlier. It is clear that the proposed controller shows a good performance with the presence of this unmodeled dynamic. Figure (14) shows the (THD) of the output voltage for the three cases. Also the (THD) for case (3), with reduced filter parameters, is better than that for cases (1) and (2). 
Step Change -Load Condition
A step load changes from no -load to full load is illustrated in Figure ( 
